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Abstract- This paper analyses the effect of the clock
jitter error in multi-bit continuous-time Σ∆ modulators
with non-return-to-zero feedback waveform. Derived
expressions show that the jitter-induced noise power can
be separated into two main components: one that
depends on the modulator loop filter transfer function
and the other one due to the input signal parameters, i.e
amplitude and frequency. The latter component, not con-
sidered in previous approaches, allows us to accurately
predict the resolution loss caused by jitter, showing effects
not taken into account up to now in literature which are
specially critical in broadband telecom applications.
Moreover, the use of state-space formulation makes the
analysis quite general and applicable to either cascade or
single-loop architectures. Time-domain simulations of
several modulator topologies intended for VDSL applica-
tion are given to validate the presented analysis.†
I. INTRODUCTION
Continuous-Time (CT) Sigma-Delta Modulators
(Σ∆Μs) are good candidates for the implementation of
Analog-to-Digital Converters (ADCs) in broadband
communication systems. In addition to offer an intrin-
sic antialiasing filtering, these modulators provide
potentially higher sampling rates with lower power
consumption than their Discrete-Time (DT) counter-
parts [1][2]. However, CT Σ∆Μs are more sensitive
than DT Σ∆Μs to several circuit non idealities. One of
their major degrading factors, especially in high-speed
applications, is due to uncertainties in the clock-signal
edges, commonly referred to as clock jitter [1]. 
As sampling rates increase, clock jitter is becom-
ing an ever-important consideration for the design of
CT Σ∆Ms. In fact, this error has been object of several
studies reported in open literature [1][3]-[7]. Most of
them were carried out considering Σ∆M architectures
with an internal single-bit quantizer and a
Return-to-Zero (RZ) DAC. However, multi-bit quanti-
zation has been used in most silicon prototypes achiev-
ing medium-high resolutions ( ) within high
signal bandwidths ( ) [8]-[10]. The com-
bined used of high-order ( ) single-loop
architectures with multi-bit ( ) quantization
allows to reduce the oversampling ratio (normally
) while guaranteeing stability and robustness
with respect to circuit parameter tolerances − the latter
being a very critical error in CT Σ∆Ms [1][2]. In addi-
tion to improve resolution, multi-bit quantization can
reduce the sensitivity of CT Σ∆Ms to clock jitter if a
Non-Return-to-Zero (NRZ) feedback waveform is
used in the DAC [9]. Therefore, its study is needed in
order to optimize the modulator performance in terms
of sensitivity to jitter error.
The analysis of clock jitter in CT Σ∆Ms consider-
ing a NRZ feedback waveform is mathematically more
complex than using a RZ pulse shaping. This is the rea-
son why, in most cases, designers resort to semi-empir-
ical estimations based on simulation results and
consider a white-noise model for the jitter error
[1][5][9]. To the best of the authors’ knowledge, only
the work in [7] takes into account the effect of the mod-
ulator loop filter transfer function on the in-band jitter
noise power of CT Σ∆Μs with NRZ DAC. However,
the analysis in [7] does not consider the effect of input
signal for the sake of simplicity.
This paper analyzes the effect of signal-dependent
clock jitter in multi-bit CT Σ∆Ms with NRZ embedded
DAC. State-space formulation [11] is used to derive
closed-form relations among jitter error, sampling fre-
quency, modulator specifications (resolution and sig-
nal bandwidth), circuit topology (loop filter transfer
function and number of bits of the internal quantizer)
and input signal parameters (amplitude and fre-
quency). The results of this study show effects not con-
sidered in previous approaches which might become
critical in medium- and high-frequency applications.
In addition, the use of the state-space formulation
allows for the generalization of the analysis, being
applicable to any kind of CT Σ∆Ms considering either
cascade or single-loop architectures. As an illustration
several modulators using either single-loop or cas-
caded topologies, designed for VDSL, are simulated to
demonstrate the theoretical predictions.
†. This work has been supported by the Spanish Ministry of Science and Edu-
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II. MODELING THE CLOCK JITTER ERROR IN NRZ CT Σ∆Ms
Fig.1 shows the conceptual block diagram of a sin-
gle-loop CT Σ∆M. The loop filter is CT and the sam-
pling operation is realized before quantization instead
of at the modulator input as done in the case of DT
Σ∆Ms. Thus, the output signal, ††, is DT, the input
signal, , is CT and a DT-to-CT transformation is
implemented by the DAC to create the CT feedback
signal, . Therefore, there are two clocked building
blocks subject to jitter error: the sampler and the DAC.
The error introduced through the sampling process is
reduced by the loop gain and shaped in the same way
as the quantization noise and hence, its effect can be
neglected. On the contrary, the jitter error associated to
the DAC directly adds with the input signal, thus
increasing the in-band noise power and degrading the
modulator performance.
Traditionally, RZ feedback DACs have been used
in CT Σ∆Ms in order to overcome inter-symbol inter-
ference due to unequal rising and falling edges of the
feedback DAC waveform. However, a multi-bit RZ
DAC is more sensitive to clock jitter than a multi-bit
NRZ DAC [9]. This is illustrated in Fig.2 by showing
the arbitrary output feedback waveform††† of a
multi-bit DAC considering both a NRZ and a RZ pulse
shaping with a 0.5 duty cycle. Note that, as the output
signal ( ) of RZ DAC goes back to zero at each
clock cycle, signal transitions ( )
will be larger than in the case of NRZ DACs
( ). Furthermore,
increasing the number of bits of the quantizer and DAC
reduces significantly the signal transitions in the case
of NRZ DAC and hence, lower amounts of charge
( ) are loss during clock
transitions as a consequence of the time uncertainty,
. However, in a RZ DAC this reduction is prac-
tically non-existent. 
Note from Fig.2 that the DAC output waveform
with jitter can be seen as the sum of an unjittered output
waveform and a stream of pulses with amplitude
 and width  − often referred to as
jitter error sequence [1]. In the case of a NRZ DAC,
the jitter error sequence can be related to the modulator
output signal using the following relationship [12]:
(1)
where  is the sampling period.
Assuming that the input signal and the quantiza-
tion error are uncorrelated and that  is a Gaus-
sian random process with zero mean and standard
deviation , the power of the jitter error signal can
be written as:
(2)
where ,  stands for the
mathematical expectation [13] and  is the shaped
quantization noise, given by:
(3)
where  represents the quantization Noise
Transfer Function and  is the quantization error −
assumed to be a white noise source. 
Considering a sinewave input signal of amplitude
 and angular frequency ,  can be sim-
plified as:
(4)
and hence,
(5)
The expectation value of 
can be derived from (3) giving:††. In order to simplify the notation,  is written as  with  being
the sampling period.
†††. A current-mode DAC is assumed in this example.
 Fig. 1: Conceptual block diagram of a single-loop CT Σ∆M.
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where  and  are the full-scale and the internal
number of bits of the quantizer, respectively.
From (2), (5) and (6), we obtain:
(7)
where  is the sampling frequency.
In some modulator topologies, the integration in
(7) may become mathematically too complex, thus
requiring the use of numerical solving methods. This
can be simplified if the state-space formulation is used
to derive  as shown in next section.
III. STATE-SPACE FORMULATION
Fig.3 shows the state-space representation of
, which can be described by the following
finite difference equations [13]:
(8)
where  is the state matrix,  is the  state
vector,  and  are  vectors and  is the order
of .
Equation system (8) can be solved recursively to
find the relation between the initial state ( ), pre-
vious input ( ), present input ( ) and output
( ) of the system [13]. This gives:
(9)
Considering that  for , and
assuming , it can be shown from (9) that: 
(10)
Diagonalizing  and considering that the system
in Fig.3 is stable, the expression in (10) can be re-writ-
ten as:
(11)
where  are the eigenvalues of  and  and  are
respectively the elements of  and
, with  being the matrix of the eigen-
vectors of .
Using a similar procedure, it can be shown
that:
(12)
Taking into account that 
,and that 
, the value of  can be
derived from (11) and (12) as:
(13)
where
(14)
Replacing (6) with (13) in (7) and assuming that
the jitter noise is an additive noise source at the input
of the modulator, the Signal-to-Noise Ratio (SNR)
dominated by jitter can be written as:
(15)
where  is the signal bandwidth.
Assuming that the jitter noise and the quantization
noise are not correlated, their powers can be added and
the total , considering both noise sources is:
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where  and  are the jitter and quantization
in-band noise powers, respectively given by:
(17)
Note that  in  is multiplied by a factor
that is the sum of two terms: one depending on the
input signal parameters (  and ) and the other one
which is a function of the modulator topology parame-
ters ( , , ). The first term decreases
with  while the second term increases with . This
is illustrated in Fig.4 where the two terms in brackets
in (17) are plotted versus  for a 5-bit 3rd-order sin-
gle-loop CT Σ∆M with . Note that
there is an optimum value of , , that
minimizes the in-band jitter noise power and hence,
maximizes ††††. Thus, using (17) as a figure of
merit in multi-bit CT Σ∆Ms with NRZ DAC in which
jitter is the main limiting factor, the modulator per-
formance can be optimized for given specifications in
terms of loop filter parameters, sampling frequency
and the number of bits of the internal quantizer.
IV. COMPARISON WITH PREVIOUS APPROACHES
The analysis in this paper presents a new way of
quantifying the amplification effect of the loop filter
through the calculation of  instead of using
integration as in previous approaches. Using (15) as a
figure of merit, the resolution of those modulators lim-
ited by clock jitter can be improved by modifying the
noise shaping characteristics in order to reduce the
in-band jitter noise power. Another important part of
the analysis described in this paper is the inclusion of
the influence that the input signal has on the jitter sen-
sitivity of the modulator. This has not been considered
in any previous analysis of CT Σ∆Μs, even though it
may become the dominant factor as it will be shown in
Section V. Implications of the latter aspect are further
explored next.
Assuming that  is dominated by the sig-
nal-dependent term, and that , the maximum
achievable resolution in a CT Σ∆M with clock jitter
can be derived from (15), giving:
(18)
where  is the oversampling ratio.
Note that (18) is the same relation as that one
obtained in DT Σ∆Ms [14]. What is expressed in this
relation is a simple idea: any converter (not only those
based in Σ∆ modulation) clocked with an imperfect
signal cannot be better than an ideal sampler clocked
with the same signal. In DT Σ∆Ms, this fact manifests
itself through the input sampler, whereas in CT Σ∆Ms
it is introduced by the feedback DAC. 
The fundamental limit shown in (18) is valid for
either single loop or cascade modulators, since jit-
ter-induced noise introduced in the first stage is not
affected by latter stages which only process quantiza-
tion error. This is also valid for any type of loop filter,
since (18) is independent of the particular loop filter.
Note that in those cases where the dominant factor in
(15) is the modulator dependent term, the maximum
achievable  is lower than the value given by (18).
That is generally the case in those modulators that use
single bit quantization, where, due to the much larger
quantization step ,  is the dominant fac-
tor. To illustrate this point, let us consider the single-bit
2nd-order CT Σ∆M shown in Fig.5, with an input sig-
nal with frequency, , and an amplitude of 80%
of the reference level, with  and
. In this case, the modulator dependent term is
more than one thousand times higher than the sig-
nal-dependent term. In other words, jitter sensitivity in
this modulator is completely dominated by
, making jitter-induced noise power practi-
cally independent of the input signal. Under these con-
ditions, the general equations derived in this paper
provide similar predictions to those given by other
expressions reported in literature, obtained for single
††††. The values of  for  are shown in
Fig.4.
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bit quantization [3]:
(19)
As an illustration, Fig.6 compares (15), (16) and
(19) with simulation results of the modulator in Fig.5.
Predictions of equations (15) and (19) are indeed very
similar and, in the area where jitter dominates the res-
olution, close to the simulated values. The fundamental
limit imposed by (18) is also shown in Fig.6, and it is
clear that, in this case, it is not a limiting factor. 
However, considering the more general case of
multi-bit CT Σ∆Ms which are not dominated by either
the modulator-dependent term or the signal-dependent
term, expressions derived in this paper should be used
instead of (18) and (19). In case that the modula-
tor-dependent term dominates the signal-dependent
term, predictions given by (15) and (16) will approach
those given in [7]. However the work in [7] does not
take into account the impact of signal-dependent jitter
term, which can be very critical in broadband applica-
tions as demonstrated in the next section.
V. SIMULATION RESULTS: APPLICATION TO VDSL
The presented study has been validated through
time-domain behavioural simulation using SIM-
SIDES, a SIMULINK-based simulator for Σ∆Ms [15].
Fig.7 shows the multi-bit NRZ CT Σ∆Ms under study.
Fig.7(a) is a 3rd-order single-loop and Fig.7(b) is a cas-
caded 2-1 topology. In both architectures, feed-forward
stabilization is used and a feedback coefficient  is
used to move one of the poles to an optimum position
[16]. The modulators were synthesized to handle sig-
nals within  for VDSL application.
Three different cases are considered:
• CT Σ∆M1: Fig.7(a),  and 
• CT Σ∆M2: Fig.7(a),  and 
• CTΣ∆M3: Fig.7(b),  and
where  and  are respectively the number of bits
of the internal quantizer in the first- and second- stage
in Fig.7(b). Table 1 shows the values of the loop-filter
coefficients ( ) as well as the position of the poles and
Table 2 shows the values of  for the three
cases mentioned above.
Fig.8 shows several simulated output spectra of
cases CT Σ∆M1 (Fig.8(a)) and CT Σ∆M2 (Fig.8(b))
corresponding to different values of  and
. Note that in Fig.8(a), the in-band noise
power does not depend on  as predicted by [7]. How-
ever, as  increases from  to , the modu-
lator-dependent term in (15) decreases and hence, the
in-band noise is dominated by the signal-dependent
term as illustrated in Fig.8(b). This effect is better
shown in Fig.9, where the  of the modula-
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tors in Fig.7 is plotted vs.  for several values of ,
showing simulation results and theoretical predictions.
For comparison purposes, predictions given by [7] are
also included. Note that, simulated and theoretical data
matched very well when the combined effect of signal-
and modulator-dependent jitter noise is taken into
account as shown in this work.
CONCLUSIONS
The effect of clock jitter on multi-bit CT Σ∆Ms
with NRZ DAC has been analyzed. Based on the use of
state-space formulation, easy-to-compute closed-form
expressions have been derived for the noise power and
signal-to-noise ratio. It has been demonstrated that the
jitter-induced noise has two components: one depend-
ing on signal parameters and the other one depending
on the modulator loop filter. Their combined effect, not
predicted by previous approaches, has been confirmed
by time-domain simulations of several CT Σ∆Ms
intended for VDSL application.
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Fig. 8: Effect of jitter error on the output spectra of (a) CT Σ∆M1
and (b) CT Σ∆M2.
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 Fig. 9:  vs.  for different values of : (a) CT Σ∆M1.
(b) CT Σ∆M2. (c) CT Σ∆M3.
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